Skip to content

Pull requests: jeremiah-c-leary/vhdl-style-guide

New pull request New
10 Open 482 Closed
10 Open 482 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Issue#1503: Added new rule for alignment of assignment operators in signal default value
#1505 opened Aug 28, 2025 by JHertz5 • Draft
1
5
Issue#1448: Rule architecture_601 updated to work on with select.
#1467 opened Jul 11, 2025 by jeremiah-c-leary Loading…
1
Issue#1458: Rules port_011 and port_025 were operating on component declarations.
#1466 opened Jul 11, 2025 by jeremiah-c-leary Loading…
1
Extend rule concurrent_009 for manually broken lines
#1457 opened May 9, 2025 by benthie Loading…
1
5
Add blank line rule in port_map
#1450 opened Apr 30, 2025 by lgu-appear Loading…
8
Issue 881
#1437 opened Apr 13, 2025 by jeremiah-c-leary Loading…
1
Issue 1218
#1401 opened Jan 25, 2025 by jeremiah-c-leary Loading…
1
Issue#1399: external names would end processing of the name production.
#1400 opened Jan 22, 2025 by jeremiah-c-leary Loading…
1
Issue#1365: Added blank line and indent rules for subprogram instantiation declarations
#1379 opened Dec 29, 2024 by JHertz5 • Draft
1
Tag "productions" to allow using VSG as a VHDL parser
#1309 opened Nov 3, 2024 by jfcliche Loading…
@jfcliche
1
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.