Skip to content

Pull requests: verilog-to-routing/vtr-verilog-to-routing

New pull request New
51 Open 2,118 Closed
51 Open 2,118 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Extract channel width from RR graph lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#3302 opened Oct 9, 2025 by soheilshahrouz Loading…
16
Fix GUI message consistency, restore signal-handler checkpointing, and update documentation image docs Documentation lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#3301 opened Oct 9, 2025 by haydar-c Loading…
4
Draw interposer cuts docs Documentation lang-cpp C/C++ code libarchfpga Library for handling FPGA Architecture descriptions VPR VPR FPGA Placement & Routing Tool
#3299 opened Oct 8, 2025 by soheilshahrouz Loading…
31
Feature ap draw lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#3285 opened Sep 29, 2025 by robluo Loading…
1 of 7 tasks
9
[AP][Solver][3D] 3D AP Solver Support lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#3265 opened Sep 5, 2025 by AlexandreSinger Loading…
8
[WIP] Fixing Subtraction CIN Bug lang-cpp C/C++ code Parmys
#3261 opened Aug 29, 2025 by loglav03 Loading…
6 tasks
3
[WIP][CI] Moved Sanitized Build Test from Odin to Parmys infra Project Infrastructure
#3226 opened Aug 7, 2025 by AlexandreSinger Loading…
1
@loglav03
2
Add --place_freq command line option docs Documentation lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#3204 opened Jul 21, 2025 by soheilshahrouz Loading…
6
Fix slang errors and warnings in Koios benchmarks lang-hdl Hardware Description Language (Verilog/VHDL)
#3196 opened Jul 10, 2025 by petergrossmann21 Loading…
1 of 7 tasks
4
Generalize Parmys Mult_Split to Allow for Multipliers Whose Input Widths are not Equal lang-cpp C/C++ code Parmys
#3143 opened Jun 16, 2025 by WhiteNinjaZ Loading…
2 of 7 tasks
10
[Place] Centriod Initial Placement lang-cpp C/C++ code libarchfpga Library for handling FPGA Architecture descriptions VPR VPR FPGA Placement & Routing Tool
#3018 opened May 1, 2025 by amin1377 Loading…
6
Congestion modeling in placement stage docs Documentation lang-cpp C/C++ code libvtrutil VPR VPR FPGA Placement & Routing Tool
#3010 opened Apr 29, 2025 by soheilshahrouz Loading…
46
Bump libs/EXTERNAL/sockpp from 599f750 to cff72d0 dependencies Pull requests that update a dependency file external_libs submodules Pull requests that update Submodules code
#2957 opened Apr 1, 2025 by dependabot bot Loading…
[WIP] Router Lookahead Profiler build Build system external_libs infra Project Infrastructure lang-cpp C/C++ code lang-make CMake/Make code lang-python Python code scripts Utility & Infrastructure scripts VPR VPR FPGA Placement & Routing Tool
#2683 opened Aug 12, 2024 by nedsels • Draft
3 of 7 tasks
79
Congestion Aware Placement lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#2672 opened Aug 1, 2024 by behzadmehmood-rs • Draft
7 tasks
@behzadmehmood-rs
6
Merge master to openfpga feature branch build Build system docs Documentation external_libs infra Project Infrastructure lang-cpp C/C++ code lang-make CMake/Make code libarchfpga Library for handling FPGA Architecture descriptions libvtrutil VPR VPR FPGA Placement & Routing Tool
#2572 opened May 30, 2024 by Tulong4Dev Loading…
1
fixed sdc file copy and parmys abs path to temp folder issue lang-python Python code
#2427 opened Nov 2, 2023 by WhiteNinjaZ Loading…
1 of 3 tasks
14
generate_tech_xml_files.sh lang-python Python code lang-shell Shell scripts (bash etc.)
#2426 opened Nov 2, 2023 by zsjiang99 Loading…
1 of 7 tasks
5
Partition based packer VPR VPR FPGA Placement & Routing Tool
#2385 opened Aug 31, 2023 by behnam-rs Loading…
2 of 7 tasks
1
Adding Number of Logic levels and number of timing graph levels to ti… external_libs VPR VPR FPGA Placement & Routing Tool
#2383 opened Aug 31, 2023 by behnam-rs Loading…
2 of 7 tasks
Openfpga VPR VPR FPGA Placement & Routing Tool
#2382 opened Aug 31, 2023 by behnam-rs Loading…
2 of 7 tasks
Added the option to load external clustering attraction data VPR VPR FPGA Placement & Routing Tool
#2376 opened Aug 26, 2023 by Louis-He Loading…
4 tasks
add top module and search path for parmys
#2365 opened Aug 10, 2023 by huoshenlaile Loading…
4 of 7 tasks
Fix bug in which all non-chain luts are considered length-1 chains. VPR VPR FPGA Placement & Routing Tool
#2363 opened Aug 8, 2023 by KA7E Loading…
7 tasks
7
WIP: Subtraction Fix in ODIN lang-cpp C/C++ code Odin Odin II Logic Synthesis Tool: Unsorted item Parmys
#2307 opened May 8, 2023 by navidjafarof Loading…
1 of 7 tasks
1
ProTip! Mix and match filters to narrow down what you’re looking for.