-
Notifications
You must be signed in to change notification settings - Fork 408
Unable to generate odin_ii #2879
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Comments
Hi Aryan, can you show the commands you used and the errors produced? Also, FYI, we recommend using the Parmys frontend instead of Odin-II. See the quick start guide for more information on the expected way to build VTR: https://docs.verilogtorouting.org/en/latest/quickstart/ |
Thanks! I followed the documentation provided.@AlexandreSinger |
Did you follow the environment setup carefully? https://docs.verilogtorouting.org/en/latest/quickstart/#environment-setup Also what system are you on? We currently support recent versions of Ubuntu. Make sure you also remember to make: https://docs.verilogtorouting.org/en/latest/quickstart/#build-vtr |
Hi, I am setting up VTR on Ubuntu 24.04 (WSL) and facing issues with the parmys executable not being generated. I have followed the documentation exactly and executed the following commands so far: Initialized and updated submodulesgit submodule init Installed dependencies./install_apt_packages.sh Created and activated virtual environmentmake env Created a separate build directory and compiled VTRmkdir -p build Checked the executablesls ~/projects/verilog-to-routing/build/vpr/vpr # Present Set correct pathsexport PATH= Checked if VPR and ABC runvpr --version # Works Attempted to run VTR flowsource .venv/bin/activate Errors Encountered: I have also attached screenshots of the build directory and error messages for reference. |
Hi @aryan-1307 , thank you for the detailed message. A few issues with your approach:
Hope this helps! |
Hi
I was trying to run this code , but after compilation it was unable to generate OdinII because of which I was unable to map a Verilog file on any of the FPGA architecture. It is unable to create a blif file. I have checked for all error messages but I am unable to get any solution for this issue. I am trying to run it on wsl on latest version of ubuntu.
Also I tried making blip file manually but still there is another error showing that it has failed to load vpr even though I have written it’s correct path.
So is it the problem of my system or anything else Is going wrong from my side?
The text was updated successfully, but these errors were encountered: