Repository navigation
repro: diode/resistor alignment mistakes parallel and shared-net branches for series - #191
Open
MustafaMulla29 wants to merge 1 commit into
Open
MustafaMulla29 wants to merge 1 commit into
MustafaMulla29 wants to merge 1 commit into
Conversation
|
The latest updates on your projects. Learn more about Vercel for GitHub.
|
MustafaMulla29
added this pull request to stack #196
October 6, 2026 06:28
MustafaMulla29
force-pushed
the
test/diode-resistor-topology-repro
branch
from
October 6, 2026 17:12
fe494e5 to
529513e
Compare
This branch was successfully deployed
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
A native TSX reproduction of the BLDC board's D1/R4 parallel gate network and D4/R30 shared-supply branches produces two and one false series-alignment warnings respectively. A misaligned series pair is included as a positive control.
All three snapshots include the schematic and diagnostic counts. The test verifies the compiled net connections and records current behavior without modifying Circuit JSON. The stacked fix will establish series topology before evaluating alignment.
Validation: the reproduction and TypeScript checks passed.