Skip to content

Verilog: use instance_array for width of primitive gates #1501

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
kroening wants to merge 1 commit into
base: main
Choose a base branch
from

Verilog: use instance_array for width of primitive gates

6dc25e2
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Open

Verilog: use instance_array for width of primitive gates #1501

Verilog: use instance_array for width of primitive gates
6dc25e2
Select commit
Loading
Failed to load commit list.

Annotations

2 warnings
Emscripten build
succeeded Dec 25, 2025 in 2m 28s