suoglu

Follow

🎩

I may be slow to respond.

Yiğit Süoğlu suoglu

🎩

I may be slow to respond.

Follow

I mostly do stuff with Verilog and some C++ coding, and a little Python and bash scripting.

27 followers · 3 following

Aachen
21:28 (UTC +01:00)
https://suoglu.github.io

Achievements

Achievements

suoglu/README.md

👋 Hi, I am Yigit
👀 I’m interested in RTL design, embedded programming and scripting
👾 I mostly use Verilog and C++, sometimes Python and a little bit Bash
📫 How to reach me: [email protected] or [email protected]
- If you have a problem with your homework, please ask it to your instructor
  - I don't really have time to explain stuff to strangers and it is kind a their job
- If there is an issue with one of the repositories or you want a feature to be added, please use issues
  - I think it is easier to keep track and more transparent
  - Or feel free to implement it yourself; much better as more people contribute!
- Also open to collaborations in interesting open source projects
🌐 Also check out suoglu.github.io

Popular repositories Loading

Fixed-Floating-Point-Adder-Multiplier Fixed-Floating-Point-Adder-Multiplier Public

16-bit Adder Multiplier hardware on Digilent Basys 3

Verilog 65 14
Pmod Pmod Public

Collection of simple interfaces for Digilent Pmods

Verilog 9 3
Digital_Clock Digital_Clock Public

Verilog code for a digital clock

Verilog 7 2
Carry-Save-Multiplier Carry-Save-Multiplier Public

Parameterized and 4-bit carry save multiplier design

Verilog 6 1
Integer-Multiplier-Hardware-Parameterized Integer-Multiplier-Hardware-Parameterized Public

Source code for pure combinational 16 bit integer multiplier hardware

Verilog 5 3
IR-Transreceiver IR-Transreceiver Public

Encoder and decoder modules for infrared receivers, transmitters and remotes

Verilog 5 2