Skip to content

Conversation

@nathanaelhuffman
Copy link
Collaborator

@nathanaelhuffman nathanaelhuffman commented Nov 7, 2025

A bunch of simulation work to get us higher-fidelity and better test coverage of MAPO faults.

  • Better coverage of A1/A0 faults in simulation. No hw changes in the A1/A0 sequencing
  • Better coverage of the NIC mapo faults. This testing enumerated some missing features and issues in the NIC state machine implementation that have now been fixed:
    • No NICMAPO flag reported in IFR registers. This wasn't wired up and didn't stick. Now wired up and tested in testcases.
    • NICMAPO wasn't sticky, hardware state machine would immediately attempt to re-sequence. Fixed to work like A1/A0 state machine where fault latches and requires and off/on commanded transistion.

Copy link
Collaborator

@Aaron-Hartwig Aaron-Hartwig left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Great to see the extra sim coverage and NIC interrupt support!

-- TODO: maybe clean up the PG_Ls here


-- HSC's a re actually pg_l signals, so invert them here
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Suggested change
-- HSC's a re actually pg_l signals, so invert them here
-- HSC's are actually pg_l signals, so invert them here


-- effectively one enable fires all of this due to the
-- effectively one enable fires all of this due to the
-- hardware design.n
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Suggested change
-- hardware design.n
-- hardware design.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants