Skip to content

Commit

Permalink
Several more mods applied to timeline after feedback from JR.Coulon a…
Browse files Browse the repository at this point in the history
…nd P.Gouedo
  • Loading branch information
DBees committed Feb 7, 2024
1 parent f6237fe commit d6621f5
Show file tree
Hide file tree
Showing 2 changed files with 1 addition and 1 deletion.
Binary file modified OpenHW-CoresTimeline-Feb2024.png
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
2 changes: 1 addition & 1 deletion README.md
Original file line number Diff line number Diff line change
Expand Up @@ -6,7 +6,7 @@ CORE-V is a family of permissively licensed, open-source RISC-V cores curated by

<!-- <img src="https://github.com/openhwgroup/core-v-cores/blob/master/CV-CORES-Roadmap_2023-04-09.png" align="center" /> -->

<img src="https://github.com/openhwgroup/core-v-cores/blob/master/OpenHW-CoresTimeline-Feb2024.png" align="center"
<img src="https://github.com/openhwgroup/core-v-cores/blob/master/OpenHW-CoresTimeline-Feb2024.png" align="center" />

# CORE-V CVA6 Family, 6-Stage Cores configurable as Embedded or Application Class

Expand Down

0 comments on commit d6621f5

Please sign in to comment.