Skip to content

Commit

Permalink
Update info.yaml
Browse files Browse the repository at this point in the history
  • Loading branch information
maquinadefuego919 authored Oct 8, 2024
1 parent efc13b2 commit 9d9813a
Showing 1 changed file with 2 additions and 2 deletions.
4 changes: 2 additions & 2 deletions info.yaml
Original file line number Diff line number Diff line change
Expand Up @@ -5,7 +5,7 @@ project:
discord: "" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
description: "Operational transconductance amplifier" # One line description of what your project does
language: "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
clock_hz: 0 # Clock frequency in Hz (or 0 if not applicable)
clock_hz: 10000000 # Clock frequency in Hz (or 0 if not applicable)

# How many tiles your design occupies? A single tile is about 167x108 uM.
tiles: "1x1" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
Expand All @@ -17,7 +17,7 @@ project:
# Source files must be in ./src and you must list each source file separately, one per line.
# Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
source_files:
- "DIGI_OTA.v"
- "tt_um_DIGI_OTA.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
Expand Down

0 comments on commit 9d9813a

Please sign in to comment.