Skip to content

[SLP][NFC]Add extra tests with copyable freeze, NFC - #240068

Merged
alexey-bataev merged 1 commit into
mainfrom
users/alexey-bataev/spr/slpnfcadd-extra-tests-with-copyable-freeze-nfc
Nov 7, 2026
Merged

alexey-bataev merged 1 commit into
mainfrom
users/alexey-bataev/spr/slpnfcadd-extra-tests-with-copyable-freeze-nfc

Conversation

@alexey-bataev

Copy link
Copy Markdown
Member

No description provided.

Created using spr 1.3.7
@alexey-bataev
alexey-bataev merged commit 2f1a1b0 into main Nov 7, 2026
9 of 13 checks passed
@alexey-bataev
alexey-bataev deleted the users/alexey-bataev/spr/slpnfcadd-extra-tests-with-copyable-freeze-nfc branch November 7, 2026 23:14
@llvmorg-github-actions

llvmorg-github-actions Bot commented Nov 7, 2026 •

Copy link
Copy Markdown

@llvm/pr-subscribers-llvm-vectorizers

@llvm/pr-subscribers-llvm-transforms

Author: Alexey Bataev (alexey-bataev)

Changes

Full diff: https://github.com/llvm/llvm-project/pull/240068.diff

1 Files Affected:

  • (modified) llvm/test/Transforms/SLPVectorizer/X86/copyable-freeze.ll (+274)
diff --git a/llvm/test/Transforms/SLPVectorizer/X86/copyable-freeze.ll b/llvm/test/Transforms/SLPVectorizer/X86/copyable-freeze.ll
index cc0a358531095..99e35a33f2e88 100644
--- a/llvm/test/Transforms/SLPVectorizer/X86/copyable-freeze.ll
+++ b/llvm/test/Transforms/SLPVectorizer/X86/copyable-freeze.ll
@@ -138,3 +138,277 @@ entry:
   store i64 %a1, ptr %h1, align 8
   ret void
 }
+
+define void @gather_operand(ptr %p, ptr %q, i32 %x0, i32 %x1, i32 %x2, i32 %x3) {
+; CHECK-LABEL: @gather_operand(
+; CHECK-NEXT:  entry:
+; CHECK-NEXT:    [[F0:%.*]] = freeze i32 [[X0:%.*]]
+; CHECK-NEXT:    [[F1:%.*]] = freeze i32 [[X1:%.*]]
+; CHECK-NEXT:    [[F2:%.*]] = freeze i32 [[X2:%.*]]
+; CHECK-NEXT:    [[TMP0:%.*]] = load <4 x i32>, ptr [[P:%.*]], align 4
+; CHECK-NEXT:    [[TMP1:%.*]] = insertelement <4 x i32> poison, i32 [[X3:%.*]], i64 3
+; CHECK-NEXT:    [[TMP2:%.*]] = insertelement <4 x i32> [[TMP1]], i32 [[F0]], i64 0
+; CHECK-NEXT:    [[TMP3:%.*]] = insertelement <4 x i32> [[TMP2]], i32 [[F1]], i64 1
+; CHECK-NEXT:    [[TMP4:%.*]] = insertelement <4 x i32> [[TMP3]], i32 [[F2]], i64 2
+; CHECK-NEXT:    [[TMP5:%.*]] = add <4 x i32> [[TMP0]], [[TMP4]]
+; CHECK-NEXT:    store <4 x i32> [[TMP5]], ptr [[Q:%.*]], align 4
+; CHECK-NEXT:    ret void
+;
+entry:
+  %g1 = getelementptr i32, ptr %p, i64 1
+  %g2 = getelementptr i32, ptr %p, i64 2
+  %g3 = getelementptr i32, ptr %p, i64 3
+  %l0 = load i32, ptr %p, align 4
+  %l1 = load i32, ptr %g1, align 4
+  %l2 = load i32, ptr %g2, align 4
+  %l3 = load i32, ptr %g3, align 4
+  %f0 = freeze i32 %x0
+  %f1 = freeze i32 %x1
+  %f2 = freeze i32 %x2
+  %s0 = add i32 %l0, %f0
+  %s1 = add i32 %l1, %f1
+  %s2 = add i32 %l2, %f2
+  %s3 = add i32 %l3, %x3
+  %h1 = getelementptr i32, ptr %q, i64 1
+  %h2 = getelementptr i32, ptr %q, i64 2
+  %h3 = getelementptr i32, ptr %q, i64 3
+  store i32 %s0, ptr %q, align 4
+  store i32 %s1, ptr %h1, align 4
+  store i32 %s2, ptr %h2, align 4
+  store i32 %s3, ptr %h3, align 4
+  ret void
+}
+
+define void @gathered_loads(ptr %p0, ptr %p1, ptr %p2, ptr %p3, ptr %q, ptr %r) {
+; CHECK-LABEL: @gathered_loads(
+; CHECK-NEXT:  entry:
+; CHECK-NEXT:    [[L0:%.*]] = load i32, ptr [[P0:%.*]], align 4
+; CHECK-NEXT:    [[L1:%.*]] = load i32, ptr [[P1:%.*]], align 4
+; CHECK-NEXT:    [[L2:%.*]] = load i32, ptr [[P2:%.*]], align 4
+; CHECK-NEXT:    [[L3:%.*]] = load i32, ptr [[P3:%.*]], align 4
+; CHECK-NEXT:    [[F0:%.*]] = freeze i32 [[L0]]
+; CHECK-NEXT:    [[F2:%.*]] = freeze i32 [[L2]]
+; CHECK-NEXT:    [[TMP0:%.*]] = load <4 x i32>, ptr [[R:%.*]], align 4
+; CHECK-NEXT:    [[TMP1:%.*]] = insertelement <4 x i32> poison, i32 [[F0]], i64 0
+; CHECK-NEXT:    [[TMP2:%.*]] = insertelement <4 x i32> [[TMP1]], i32 [[L1]], i64 1
+; CHECK-NEXT:    [[TMP3:%.*]] = insertelement <4 x i32> [[TMP2]], i32 [[F2]], i64 2
+; CHECK-NEXT:    [[TMP4:%.*]] = insertelement <4 x i32> [[TMP3]], i32 [[L3]], i64 3
+; CHECK-NEXT:    [[TMP5:%.*]] = add <4 x i32> [[TMP0]], [[TMP4]]
+; CHECK-NEXT:    store <4 x i32> [[TMP5]], ptr [[Q:%.*]], align 4
+; CHECK-NEXT:    ret void
+;
+entry:
+  %l0 = load i32, ptr %p0, align 4
+  %l1 = load i32, ptr %p1, align 4
+  %l2 = load i32, ptr %p2, align 4
+  %l3 = load i32, ptr %p3, align 4
+  %f0 = freeze i32 %l0
+  %f2 = freeze i32 %l2
+  %k1 = getelementptr i32, ptr %r, i64 1
+  %k2 = getelementptr i32, ptr %r, i64 2
+  %k3 = getelementptr i32, ptr %r, i64 3
+  %m0 = load i32, ptr %r, align 4
+  %m1 = load i32, ptr %k1, align 4
+  %m2 = load i32, ptr %k2, align 4
+  %m3 = load i32, ptr %k3, align 4
+  %s0 = add i32 %m0, %f0
+  %s1 = add i32 %m1, %l1
+  %s2 = add i32 %m2, %f2
+  %s3 = add i32 %m3, %l3
+  %h1 = getelementptr i32, ptr %q, i64 1
+  %h2 = getelementptr i32, ptr %q, i64 2
+  %h3 = getelementptr i32, ptr %q, i64 3
+  store i32 %s0, ptr %q, align 4
+  store i32 %s1, ptr %h1, align 4
+  store i32 %s2, ptr %h2, align 4
+  store i32 %s3, ptr %h3, align 4
+  ret void
+}
+
+define void @tie_unrelated_freeze_first(ptr %p, ptr %q) {
+; CHECK-LABEL: @tie_unrelated_freeze_first(
+; CHECK-NEXT:  entry:
+; CHECK-NEXT:    [[G1:%.*]] = getelementptr i32, ptr [[P:%.*]], i64 1
+; CHECK-NEXT:    [[G2:%.*]] = getelementptr i32, ptr [[P]], i64 2
+; CHECK-NEXT:    [[G3:%.*]] = getelementptr i32, ptr [[P]], i64 3
+; CHECK-NEXT:    [[L0:%.*]] = load i32, ptr [[P]], align 4
+; CHECK-NEXT:    [[L1:%.*]] = load i32, ptr [[G1]], align 4
+; CHECK-NEXT:    [[L2:%.*]] = load i32, ptr [[G2]], align 4
+; CHECK-NEXT:    [[L3:%.*]] = load i32, ptr [[G3]], align 4
+; CHECK-NEXT:    [[V0:%.*]] = freeze i32 [[L0]]
+; CHECK-NEXT:    [[V1:%.*]] = add i32 [[L1]], 3
+; CHECK-NEXT:    [[V2:%.*]] = freeze i32 [[L2]]
+; CHECK-NEXT:    [[V3:%.*]] = add i32 [[L3]], 5
+; CHECK-NEXT:    [[H1:%.*]] = getelementptr i32, ptr [[Q:%.*]], i64 1
+; CHECK-NEXT:    [[H2:%.*]] = getelementptr i32, ptr [[Q]], i64 2
+; CHECK-NEXT:    [[H3:%.*]] = getelementptr i32, ptr [[Q]], i64 3
+; CHECK-NEXT:    store i32 [[V0]], ptr [[Q]], align 4
+; CHECK-NEXT:    store i32 [[V1]], ptr [[H1]], align 4
+; CHECK-NEXT:    store i32 [[V2]], ptr [[H2]], align 4
+; CHECK-NEXT:    store i32 [[V3]], ptr [[H3]], align 4
+; CHECK-NEXT:    ret void
+;
+entry:
+  %g1 = getelementptr i32, ptr %p, i64 1
+  %g2 = getelementptr i32, ptr %p, i64 2
+  %g3 = getelementptr i32, ptr %p, i64 3
+  %l0 = load i32, ptr %p, align 4
+  %l1 = load i32, ptr %g1, align 4
+  %l2 = load i32, ptr %g2, align 4
+  %l3 = load i32, ptr %g3, align 4
+  %v0 = freeze i32 %l0
+  %v1 = add i32 %l1, 3
+  %v2 = freeze i32 %l2
+  %v3 = add i32 %l3, 5
+  %h1 = getelementptr i32, ptr %q, i64 1
+  %h2 = getelementptr i32, ptr %q, i64 2
+  %h3 = getelementptr i32, ptr %q, i64 3
+  store i32 %v0, ptr %q, align 4
+  store i32 %v1, ptr %h1, align 4
+  store i32 %v2, ptr %h2, align 4
+  store i32 %v3, ptr %h3, align 4
+  ret void
+}
+
+define void @tie_unrelated_add_first(ptr %p, ptr %q) {
+; CHECK-LABEL: @tie_unrelated_add_first(
+; CHECK-NEXT:  entry:
+; CHECK-NEXT:    [[G1:%.*]] = getelementptr i32, ptr [[P:%.*]], i64 1
+; CHECK-NEXT:    [[G2:%.*]] = getelementptr i32, ptr [[P]], i64 2
+; CHECK-NEXT:    [[G3:%.*]] = getelementptr i32, ptr [[P]], i64 3
+; CHECK-NEXT:    [[L0:%.*]] = load i32, ptr [[P]], align 4
+; CHECK-NEXT:    [[L1:%.*]] = load i32, ptr [[G1]], align 4
+; CHECK-NEXT:    [[L2:%.*]] = load i32, ptr [[G2]], align 4
+; CHECK-NEXT:    [[L3:%.*]] = load i32, ptr [[G3]], align 4
+; CHECK-NEXT:    [[V0:%.*]] = add i32 [[L0]], 3
+; CHECK-NEXT:    [[V1:%.*]] = freeze i32 [[L1]]
+; CHECK-NEXT:    [[V2:%.*]] = add i32 [[L2]], 5
+; CHECK-NEXT:    [[V3:%.*]] = freeze i32 [[L3]]
+; CHECK-NEXT:    [[H1:%.*]] = getelementptr i32, ptr [[Q:%.*]], i64 1
+; CHECK-NEXT:    [[H2:%.*]] = getelementptr i32, ptr [[Q]], i64 2
+; CHECK-NEXT:    [[H3:%.*]] = getelementptr i32, ptr [[Q]], i64 3
+; CHECK-NEXT:    store i32 [[V0]], ptr [[Q]], align 4
+; CHECK-NEXT:    store i32 [[V1]], ptr [[H1]], align 4
+; CHECK-NEXT:    store i32 [[V2]], ptr [[H2]], align 4
+; CHECK-NEXT:    store i32 [[V3]], ptr [[H3]], align 4
+; CHECK-NEXT:    ret void
+;
+entry:
+  %g1 = getelementptr i32, ptr %p, i64 1
+  %g2 = getelementptr i32, ptr %p, i64 2
+  %g3 = getelementptr i32, ptr %p, i64 3
+  %l0 = load i32, ptr %p, align 4
+  %l1 = load i32, ptr %g1, align 4
+  %l2 = load i32, ptr %g2, align 4
+  %l3 = load i32, ptr %g3, align 4
+  %v0 = add i32 %l0, 3
+  %v1 = freeze i32 %l1
+  %v2 = add i32 %l2, 5
+  %v3 = freeze i32 %l3
+  %h1 = getelementptr i32, ptr %q, i64 1
+  %h2 = getelementptr i32, ptr %q, i64 2
+  %h3 = getelementptr i32, ptr %q, i64 3
+  store i32 %v0, ptr %q, align 4
+  store i32 %v1, ptr %h1, align 4
+  store i32 %v2, ptr %h2, align 4
+  store i32 %v3, ptr %h3, align 4
+  ret void
+}
+
+define void @tie_frozen_add_freeze_first(ptr %p, ptr %q) {
+; CHECK-LABEL: @tie_frozen_add_freeze_first(
+; CHECK-NEXT:  entry:
+; CHECK-NEXT:    [[G1:%.*]] = getelementptr i32, ptr [[P:%.*]], i64 1
+; CHECK-NEXT:    [[G2:%.*]] = getelementptr i32, ptr [[P]], i64 2
+; CHECK-NEXT:    [[G3:%.*]] = getelementptr i32, ptr [[P]], i64 3
+; CHECK-NEXT:    [[L0:%.*]] = load i32, ptr [[P]], align 4
+; CHECK-NEXT:    [[L1:%.*]] = load i32, ptr [[G1]], align 4
+; CHECK-NEXT:    [[L2:%.*]] = load i32, ptr [[G2]], align 4
+; CHECK-NEXT:    [[L3:%.*]] = load i32, ptr [[G3]], align 4
+; CHECK-NEXT:    [[A0:%.*]] = add i32 [[L0]], 3
+; CHECK-NEXT:    [[A2:%.*]] = add i32 [[L2]], 7
+; CHECK-NEXT:    [[V0:%.*]] = freeze i32 [[A0]]
+; CHECK-NEXT:    [[V1:%.*]] = add i32 [[L1]], 5
+; CHECK-NEXT:    [[V2:%.*]] = freeze i32 [[A2]]
+; CHECK-NEXT:    [[V3:%.*]] = add i32 [[L3]], 9
+; CHECK-NEXT:    [[H1:%.*]] = getelementptr i32, ptr [[Q:%.*]], i64 1
+; CHECK-NEXT:    [[H2:%.*]] = getelementptr i32, ptr [[Q]], i64 2
+; CHECK-NEXT:    [[H3:%.*]] = getelementptr i32, ptr [[Q]], i64 3
+; CHECK-NEXT:    store i32 [[V0]], ptr [[Q]], align 4
+; CHECK-NEXT:    store i32 [[V1]], ptr [[H1]], align 4
+; CHECK-NEXT:    store i32 [[V2]], ptr [[H2]], align 4
+; CHECK-NEXT:    store i32 [[V3]], ptr [[H3]], align 4
+; CHECK-NEXT:    ret void
+;
+entry:
+  %g1 = getelementptr i32, ptr %p, i64 1
+  %g2 = getelementptr i32, ptr %p, i64 2
+  %g3 = getelementptr i32, ptr %p, i64 3
+  %l0 = load i32, ptr %p, align 4
+  %l1 = load i32, ptr %g1, align 4
+  %l2 = load i32, ptr %g2, align 4
+  %l3 = load i32, ptr %g3, align 4
+  %a0 = add i32 %l0, 3
+  %a2 = add i32 %l2, 7
+  %v0 = freeze i32 %a0
+  %v1 = add i32 %l1, 5
+  %v2 = freeze i32 %a2
+  %v3 = add i32 %l3, 9
+  %h1 = getelementptr i32, ptr %q, i64 1
+  %h2 = getelementptr i32, ptr %q, i64 2
+  %h3 = getelementptr i32, ptr %q, i64 3
+  store i32 %v0, ptr %q, align 4
+  store i32 %v1, ptr %h1, align 4
+  store i32 %v2, ptr %h2, align 4
+  store i32 %v3, ptr %h3, align 4
+  ret void
+}
+
+define void @tie_frozen_add_add_first(ptr %p, ptr %q) {
+; CHECK-LABEL: @tie_frozen_add_add_first(
+; CHECK-NEXT:  entry:
+; CHECK-NEXT:    [[G1:%.*]] = getelementptr i32, ptr [[P:%.*]], i64 1
+; CHECK-NEXT:    [[G2:%.*]] = getelementptr i32, ptr [[P]], i64 2
+; CHECK-NEXT:    [[G3:%.*]] = getelementptr i32, ptr [[P]], i64 3
+; CHECK-NEXT:    [[L0:%.*]] = load i32, ptr [[P]], align 4
+; CHECK-NEXT:    [[L1:%.*]] = load i32, ptr [[G1]], align 4
+; CHECK-NEXT:    [[L2:%.*]] = load i32, ptr [[G2]], align 4
+; CHECK-NEXT:    [[L3:%.*]] = load i32, ptr [[G3]], align 4
+; CHECK-NEXT:    [[A1:%.*]] = add i32 [[L1]], 5
+; CHECK-NEXT:    [[A3:%.*]] = add i32 [[L3]], 9
+; CHECK-NEXT:    [[V0:%.*]] = add i32 [[L0]], 3
+; CHECK-NEXT:    [[V1:%.*]] = freeze i32 [[A1]]
+; CHECK-NEXT:    [[V2:%.*]] = add i32 [[L2]], 7
+; CHECK-NEXT:    [[V3:%.*]] = freeze i32 [[A3]]
+; CHECK-NEXT:    [[H1:%.*]] = getelementptr i32, ptr [[Q:%.*]], i64 1
+; CHECK-NEXT:    [[H2:%.*]] = getelementptr i32, ptr [[Q]], i64 2
+; CHECK-NEXT:    [[H3:%.*]] = getelementptr i32, ptr [[Q]], i64 3
+; CHECK-NEXT:    store i32 [[V0]], ptr [[Q]], align 4
+; CHECK-NEXT:    store i32 [[V1]], ptr [[H1]], align 4
+; CHECK-NEXT:    store i32 [[V2]], ptr [[H2]], align 4
+; CHECK-NEXT:    store i32 [[V3]], ptr [[H3]], align 4
+; CHECK-NEXT:    ret void
+;
+entry:
+  %g1 = getelementptr i32, ptr %p, i64 1
+  %g2 = getelementptr i32, ptr %p, i64 2
+  %g3 = getelementptr i32, ptr %p, i64 3
+  %l0 = load i32, ptr %p, align 4
+  %l1 = load i32, ptr %g1, align 4
+  %l2 = load i32, ptr %g2, align 4
+  %l3 = load i32, ptr %g3, align 4
+  %a1 = add i32 %l1, 5
+  %a3 = add i32 %l3, 9
+  %v0 = add i32 %l0, 3
+  %v1 = freeze i32 %a1
+  %v2 = add i32 %l2, 7
+  %v3 = freeze i32 %a3
+  %h1 = getelementptr i32, ptr %q, i64 1
+  %h2 = getelementptr i32, ptr %q, i64 2
+  %h3 = getelementptr i32, ptr %q, i64 3
+  store i32 %v0, ptr %q, align 4
+  store i32 %v1, ptr %h1, align 4
+  store i32 %v2, ptr %h2, align 4
+  store i32 %v3, ptr %h3, align 4
+  ret void
+}

llvm-sync Bot pushed a commit to arm/arm-toolchain that referenced this pull request Nov 7, 2026
llvm-upstreamsync Bot pushed a commit to qualcomm/cpullvm-toolchain that referenced this pull request Nov 7, 2026
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant