Skip to content

Brgemm register tiling for bf16 type #657

Brgemm register tiling for bf16 type

Brgemm register tiling for bf16 type #657

Triggered via pull request February 3, 2025 03:15
Status Success
Total duration 3m 9s
Artifacts

tpp-mlir.yml

on: pull_request
Check_LLVM  /  TPP-MLIR-LLVM-Base
8s
Check_LLVM / TPP-MLIR-LLVM-Base
Check_LLVM  /  TPP-MLIR-LLVM-CUDA
8s
Check_LLVM / TPP-MLIR-LLVM-CUDA
Fit to window
Zoom out
Zoom in