Full parameter fine-tuning sampler sub-system #129
Merged
Conversation
…ee memory discovery
…disable Kustomize ConfigMap hashing
…L jobs on 48GiB nodes
…and time-slicing architecture
ShubyM
reviewed
Jun 18, 2026
ShubyM
left a comment
Collaborator
There was a problem hiding this comment.
Left one small comment otherwise looks good!
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
feat(k8s,vllm): introduce decoupled distributed reinforcement learning and vLLM time-slicing infrastructure
Overview
This PR introduces horizontally scalable, decoupled microservices architecture for running distributed Supervised Fine-Tuning (SFT) and Reinforcement Learning (RL) workloads on Kubernetes. By leveraging Kubernetes Dynamic Resource Allocation (DRA) exact allocation claims and cooperative VRAM yield, this design virtualizes GPU silicon to support high-density concurrent training and sampling experiments across shared hardware fleets.
Key Architectural Highlights
trainersvssamplers) to guarantee physical hardware isolation between PyTorch AdamW optimizers and vLLM KV caches, preventing CUDA out-of-memory contention.16GiB) to safely pack multiple concurrent distributed training jobs onto standard 48GiB host machines without scheduling deadlocks.End-to-End Verifications Achieved