Labels
Labels
16 labels
bug
build-performance
Elaboration / rebuild cost: module splits, import hygiene, CI wall-clock. Not proof content.completeness
documentation
duplicate
enhancement
good first issue
help wanted
infra
invalid
mvp
question
run-ci
soundness
Circuit faithfully implements the Sail spec (equivalence, trust, defects, extraction fidelity)testing
wontfix