We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Package manager and build system for VHDL, Verilog, and SystemVerilog
Rust 57 2
A verification library for digital hardware
Python 5
Dockerfiles for digital hardware (FPGA/ASIC) development
Dockerfile 2
Settings and processes for FPGA development with Orbit
Python 1
Hardware descriptions of error correction codes (ECC)
Python 2
Final project for EEL6763- Parallel Computer Architecture
C
There was an error while loading. Please reload this page.