Skip to content

projects/ad9083_vna: Updated READMEs #1723

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open

projects/ad9083_vna: Updated READMEs #1723

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
15 changes: 15 additions & 0 deletions projects/ad9083_vna/README.md
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,15 @@
# AD9083-VNA HDL Project

- Evaluation board product page: [EVAL-AD9083](https://www.analog.com/eval-ad9083)
- System documentation: TO BE ADDED
- HDL project documentation: TO BE ADDED

## Supported parts

| Part name | Description |
|---------------------------------------------|---------------------------------------------------------------------|
| [AD9083](https://www.analog.com/ad9083) | 16-Channel, 125 MHz Bandwidth, JESD204B Analog-to-Digital Converter |

## Building the project

Please enter the folder for the FPGA carrier you want to use and read the README.md.
15 changes: 0 additions & 15 deletions projects/ad9083_vna/Readme.md
View file
Open in desktop

This file was deleted.

35 changes: 35 additions & 0 deletions projects/ad9083_vna/zcu102/README.MD
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,35 @@
# AD9083-VNA/ZCU102 HDL Project

## Building the project

The parameters configurable through the `make` command, can be found below, as well as in the **system_project.tcl** file; it contains the default configuration.

```
cd projects/ad9083_vna/zcu102
make
```

All of the RX link modes can be found in the [AD9083 data sheet](https://www.analog.com/media/en/technical-documentation/data-sheets/ad9083.pdf). We offer support for only a few of them.

If other configurations are desired, then the parameters from the HDL project (see below) need to be changed, as well as the Linux/no-OS project configurations.

The overwritable parameters from the environment:

- RX_JESD_M - RX number of converters per link
- RX_JESD_L - RX number of lanes per link
- RX_JESD_S - RX number of samples per converter per frame

### Example configurations

#### Default configuration:

This specific command is equivalent to running `make` only:

```
make RX_JESD_L=1 RX_JESD_M=32 RX_JESD_S=1
```

Corresponding device tree:
- [zynqmp-zcu102-rev10-ad9083-vna-15p625msps.dts](https://github.com/analogdevicesinc/linux/blob/main/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev10-ad9083-vna-15p625msps.dts)
- AD9083 cut-off frequency 125 MHz [zynqmp-zcu102-rev10-ad9083-vna-7p8125msps.dts](https://github.com/analogdevicesinc/linux/blob/main/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev10-ad9083-vna-7p8125msps.dts)
- AD9083 frequency 1 GHz [zynqmp-zcu102-rev10-ad9083-vna-3p90625msps.dts](https://github.com/analogdevicesinc/linux/blob/main/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev10-ad9083-vna-3p90625msps.dts)
Loading