Skip to content

Munees-Sanid/verilog_code_challenge

Repository files navigation

Verilog Code Challenge

This repository contains my solutions for the Verilog Code Challenge, completed as part of KVLSI Kohort 2.

Each folder represents a day's challenge, showcasing various digital design concepts using Verilog HDL.

About

The goal of this challenge is to strengthen fundamentals in hardware description and design, covering topics like combinational and sequential circuits, FSMs, and more.

About

Verilog Code Challenge – KVLSI Kohort 2

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published