Skip to content
View LeonWandruschka's full-sized avatar

Highlights

  • Pro

Block or report LeonWandruschka

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
LeonWandruschka/README.md
██╗     ███████╗ ██████╗ ███╗   ██╗ 
██║     ██╔════╝██╔═══██╗████╗  ██║ 
██║     █████╗  ██║   ██║██╔██╗ ██║ 
██║     ██╔══╝  ██║   ██║██║╚██╗██║ 
███████╗███████╗╚██████╔╝██║ ╚████║ 
╚══════╝╚══════╝ ╚═════╝ ╚═╝  ╚═══╝ 
Typing SVG

[BOOT] System identity established 
[ OK ] Leon Wandruschka
[ OK ] R&D Engineer @ Gantner Instruments GmbH 
[ OK ] Student @ TU Graz | BSc. Information & Computer Engineering 
[ OK ] Operating mode: Embedded Systems / Low-Level Development 
[ OK ] Favorite editor: Neovim 
[ OK ] Code that works the first time — eventually. 

[INIT] Initializing language support...

  > C              ▬▬▬▬▬▬▬▬▬▬▬▬▬  ✔
  > C++            ▬▬▬▬▬▬▬▬▬▬▬▬▬  ✔
  > Python         ▬▬▬▬▬▬▬▬▬▬▬▬▬  ✔
  > SystemVerilog  ▬▬▬▬▬▬▬▬▬▬▬▬▬  ✔
[INIT] Configuring toolchain...

  > Neovim         ▬▬▬▬▬▬▬▬▬▬▬▬▬  ✔
  > Git            ▬▬▬▬▬▬▬▬▬▬▬▬▬  ✔
  > Docker         ▬▬▬▬▬▬▬▬▬▬▬▬▬  ✔
  > GNU Make       ▬▬▬▬▬▬▬▬▬▬▬▬▬  ✔
  > CMake          ▬▬▬▬▬▬▬▬▬▬▬▬▬  ✔
[INIT] Enabling embedded targets...

  > Embedded C     ▬▬▬▬▬▬▬▬▬▬▬▬▬  ✔
  > RISC-V         ▬▬▬▬▬▬▬▬▬▬▬▬▬  ✔
  > Verilator      ▬▬▬▬▬▬▬▬▬▬▬▬▬  ✔

[INFO] Fetching GitHub statistics...

GitHub Streak Top Langs


[SYSTEM] Boot complete.
[READY] All systems operational. Awaiting user input...

Pinned Loading

  1. nvim-lua-config nvim-lua-config Public

    Neovim configuration for C/C++ development written in Lua

    Lua 3 2

  2. pico_template pico_template Public

    CMake 1

  3. System_Verilog_Template System_Verilog_Template Public

    Template for System Verilog projects using Verilator, Icarus Verilog, GTKWave and more

    Makefile