Read/write transations are driven in without regard to the s_axi_aresetn signal. Some simple axi lite register interfaces may have ready high by default. The transactor currently drives in transactions (valid & ready) during reset and then hangs when there is no response.