Clean up for single-netlist Verilog generation

[sgherbst]

A simple approach would be to connect wires of the appropriate width to all inputs, outputs, and inouts of a module, then use assign statements elsewhere to drive input wires.