Skip to content

Commit ee68c78

Browse files
committed
fix doc for SYS_CLK_VREG_VOLTAGE_AUTO_ADJUST_DELAY_US
1 parent bddd20f commit ee68c78

File tree

1 file changed

+1
-1
lines changed
  • src/rp2_common/hardware_clocks/include/hardware

1 file changed

+1
-1
lines changed

src/rp2_common/hardware_clocks/include/hardware/clocks.h

+1-1
Original file line numberDiff line numberDiff line change
@@ -231,7 +231,7 @@ extern "C" {
231231
#endif
232232
#endif // PICO_RP2040 && SYS_CLK_KHZ == 200000 && XOSC_KHZ == 12000 && PLL_COMMON_REFDIV == 1
233233

234-
// PICO_CONFIG: SYS_CLK_VREG_VOLTAGE_AUTO_ADJUST_DELAY_US, Number of microseconds to wait after updating regulator voltage due to SYS_CLK_VREG_VOLTAGE_MIN to allow voltage to settle, type=bool, default=1, advanced=true, group=hardware_clocks
234+
// PICO_CONFIG: SYS_CLK_VREG_VOLTAGE_AUTO_ADJUST_DELAY_US, Number of microseconds to wait after updating regulator voltage due to SYS_CLK_VREG_VOLTAGE_MIN to allow voltage to settle, type=bool, default=1000, advanced=true, group=hardware_clocks
235235
#ifndef SYS_CLK_VREG_VOLTAGE_AUTO_ADJUST_DELAY_US
236236
#define SYS_CLK_VREG_VOLTAGE_AUTO_ADJUST_DELAY_US 1000
237237
#endif

0 commit comments

Comments
 (0)