Skip to content

Commit c69bb70

Browse files
author
Chad Rosier
committed
Fix 80-column violations. Cleanup whitespace in generated code.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@164983 91177308-0d34-0410-b5e6-96231b3b80d8
1 parent 2268587 commit c69bb70

File tree

1 file changed

+23
-15
lines changed

1 file changed

+23
-15
lines changed

utils/TableGen/AsmMatcherEmitter.cpp

+23-15
Original file line numberDiff line numberDiff line change
@@ -1715,9 +1715,9 @@ static void emitConvertFuncs(CodeGenTarget &Target, StringRef ClassName,
17151715
// Start the operand number lookup function.
17161716
OpOS << "void " << Target.getName() << ClassName << "::\n"
17171717
<< "convertToMapAndConstraints(unsigned Kind,\n";
1718-
OpOS.indent(20);
1718+
OpOS.indent(27);
17191719
OpOS << "const SmallVectorImpl<MCParsedAsmOperand*> &Operands,\n"
1720-
<< "SmallVectorImpl<std::pair< unsigned, std::string > >"
1720+
<< " SmallVectorImpl<std::pair< unsigned, std::string > >"
17211721
<< " &MapAndConstraints) {\n"
17221722
<< " assert(Kind < CVT_NUM_SIGNATURES && \"Invalid signature!\");\n"
17231723
<< " unsigned NumMCOperands = 0;\n"
@@ -1727,7 +1727,8 @@ static void emitConvertFuncs(CodeGenTarget &Target, StringRef ClassName,
17271727
<< " default: llvm_unreachable(\"invalid conversion entry!\");\n"
17281728
<< " case CVT_Reg:\n"
17291729
<< " case CVT_Tied:\n"
1730-
<< " MapAndConstraints.push_back(std::make_pair(NumMCOperands,\"r\"));\n"
1730+
<< " MapAndConstraints.push_back(std::make_pair(NumMCOperands,"
1731+
<< "\"r\"));\n"
17311732
<< " ++NumMCOperands;\n"
17321733
<< " break;\n";
17331734

@@ -1824,7 +1825,8 @@ static void emitConvertFuncs(CodeGenTarget &Target, StringRef ClassName,
18241825

18251826
// Add a handler for the operand number lookup.
18261827
OpOS << " case " << Name << ":\n"
1827-
<< " MapAndConstraints.push_back(std::make_pair(NumMCOperands,\"r\"));\n"
1828+
<< " MapAndConstraints.push_back(std::make_pair(NumMCOperands"
1829+
<< ",\"r\"));\n"
18281830
<< " NumMCOperands += " << OpInfo.MINumOperands << ";\n"
18291831
<< " break;\n";
18301832
break;
@@ -1862,7 +1864,8 @@ static void emitConvertFuncs(CodeGenTarget &Target, StringRef ClassName,
18621864
<< " break;\n";
18631865

18641866
OpOS << " case " << Name << ":\n"
1865-
<< " MapAndConstraints.push_back(std::make_pair(NumMCOperands,\"\"));\n"
1867+
<< " MapAndConstraints.push_back(std::make_pair(NumMCOperands"
1868+
<< ",\"\"));\n"
18661869
<< " ++NumMCOperands;\n"
18671870
<< " break;\n";
18681871
break;
@@ -1892,7 +1895,8 @@ static void emitConvertFuncs(CodeGenTarget &Target, StringRef ClassName,
18921895
<< " break;\n";
18931896

18941897
OpOS << " case " << Name << ":\n"
1895-
<< " MapAndConstraints.push_back(std::make_pair(NumMCOperands,\"r\"));\n"
1898+
<< " MapAndConstraints.push_back(std::make_pair(NumMCOperands"
1899+
<< ",\"r\"));\n"
18961900
<< " ++NumMCOperands;\n"
18971901
<< " break;\n";
18981902
}
@@ -2599,18 +2603,21 @@ void AsmMatcherEmitter::run(raw_ostream &OS) {
25992603
OS << " unsigned ComputeAvailableFeatures(uint64_t FeatureBits) const;\n";
26002604
OS << " void convertToMCInst(unsigned Kind, MCInst &Inst, "
26012605
<< "unsigned Opcode,\n"
2602-
<< " const SmallVectorImpl<MCParsedAsmOperand*> "
2606+
<< " const SmallVectorImpl<MCParsedAsmOperand*> "
26032607
<< "&Operands);\n";
2604-
OS << " void convertToMapAndConstraints(unsigned Kind,\n";
2605-
OS << "const SmallVectorImpl<MCParsedAsmOperand*> &Operands,\n"
2606-
<< "SmallVectorImpl<std::pair< unsigned, std::string > >"
2608+
OS << " void convertToMapAndConstraints(unsigned Kind,\n ";
2609+
OS << " const SmallVectorImpl<MCParsedAsmOperand*> &Operands,\n"
2610+
<< " SmallVectorImpl<std::pair< unsigned, std::string > >"
26072611
<< " &MapAndConstraints);\n";
26082612
OS << " bool mnemonicIsValid(StringRef Mnemonic);\n";
26092613
OS << " unsigned MatchInstructionImpl(\n"
2610-
<< " const SmallVectorImpl<MCParsedAsmOperand*> &Operands,\n"
2611-
<< " unsigned &Kind, MCInst &Inst, "
2612-
<< "SmallVectorImpl<std::pair< unsigned, std::string > > &MapAndConstraints,\n"
2613-
<< "unsigned &ErrorInfo,\n bool matchingInlineAsm, unsigned VariantID = 0);\n";
2614+
<< " const SmallVectorImpl<MCParsedAsmOperand*> &Operands,\n"
2615+
<< " unsigned &Kind, MCInst &Inst,\n"
2616+
<< " SmallVectorImpl<std::pair< unsigned, std::string > > "
2617+
<< "&MapAndConstraints,\n"
2618+
<< " unsigned &ErrorInfo,"
2619+
<< " bool matchingInlineAsm,\n"
2620+
<< " unsigned VariantID = 0);\n";
26142621

26152622
if (Info.OperandMatchInfo.size()) {
26162623
OS << "\n enum OperandMatchResultTy {\n";
@@ -2899,7 +2906,8 @@ void AsmMatcherEmitter::run(raw_ostream &OS) {
28992906
OS << " if (matchingInlineAsm) {\n";
29002907
OS << " Kind = it->ConvertFn;\n";
29012908
OS << " Inst.setOpcode(it->Opcode);\n";
2902-
OS << " convertToMapAndConstraints(it->ConvertFn, Operands, MapAndConstraints);\n";
2909+
OS << " convertToMapAndConstraints(it->ConvertFn, Operands, "
2910+
<< "MapAndConstraints);\n";
29032911
OS << " return Match_Success;\n";
29042912
OS << " }\n\n";
29052913
OS << " // We have selected a definite instruction, convert the parsed\n"

0 commit comments

Comments
 (0)