Skip to content
This repository was archived by the owner on Nov 6, 2024. It is now read-only.

Commit d26eb80

Browse files
committed
arm64: add KVM_REG_ARM64_SVE_VLS const
For using SVE scenario, KVM_REG_ARM64_SVE_VLS is used by set_one_reg/get_one_reg ioctls, which allows the set of vector lengths supported by the vcpu to be discovered and configured by userspace. See https://dri.freedesktop.org/docs/drm/virt/kvm/api.html#kvm-set-one-reg When using bindgen, this const is missing, so add it according to the definition in linux. Signed-off-by: xuejun-xj <[email protected]>
1 parent aa57a1b commit d26eb80

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

src/arm64/bindings.rs

+1
Original file line numberDiff line numberDiff line change
@@ -285,6 +285,7 @@ pub const KVM_REG_ARM_SMCCC_ARCH_WORKAROUND_3_NOT_AVAIL: u32 = 0;
285285
pub const KVM_REG_ARM_SMCCC_ARCH_WORKAROUND_3_AVAIL: u32 = 1;
286286
pub const KVM_REG_ARM_SMCCC_ARCH_WORKAROUND_3_NOT_REQUIRED: u32 = 2;
287287
pub const KVM_REG_ARM64_SVE: u32 = 1376256;
288+
pub const KVM_REG_ARM64_SVE_VLS: u64 = KVM_REG_ARM64 | KVM_REG_ARM64_SVE as u64 | KVM_REG_SIZE_U512 | 0xffff;
288289
pub const KVM_REG_ARM64_SVE_ZREG_BASE: u32 = 0;
289290
pub const KVM_REG_ARM64_SVE_PREG_BASE: u32 = 1024;
290291
pub const KVM_REG_ARM64_SVE_FFR_BASE: u32 = 1536;

0 commit comments

Comments
 (0)