Skip to content

Commit 0cf26fe

Browse files
committed
Prepare for release
1 parent 344940c commit 0cf26fe

File tree

8 files changed

+28
-12
lines changed

8 files changed

+28
-12
lines changed

.github/workflows/openlane.yml

+1-1
Original file line numberDiff line numberDiff line change
@@ -17,4 +17,4 @@ jobs:
1717
uses: actions/upload-artifact@v2
1818
with:
1919
name: serv.gds
20-
path: /home/runner/work/serv/serv/build/serv_1.2.1/sky130-openlane/gds/serv_synth_wrapper.gds
20+
path: /home/runner/work/serv/serv/build/serv_1.3.0/sky130-openlane/gds/serv_synth_wrapper.gds

NEWS

+16
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,19 @@
1+
1.3.0 2024-07-05 Olof Kindgren
2+
======================================================
3+
4+
* Zephyr BSP: Port to Zephyr 3.5.0 + support tickless timer
5+
* Make RF RAM IF work with single-port RAM
6+
* Add PC tracing
7+
* Make most modules width-independent
8+
* Avoid releasing trap signal too early
9+
* Improve timer wraparound behavior
10+
* Overhaul documentation
11+
* Add Servile convenience wrapper component
12+
* Base Serving and Serving on Servile
13+
* Add simulation cycle counter to testbench
14+
* Add Hello world ASM example for Servant
15+
* New Servant ports: Arty S7-50, PolarFire Splash Kit, Machdyne Kolibri, GMM-7550, Alchistry AU, ECP5 Evaluation board, Terasic DE1 SoC
16+
117
1.2.1 2022-12-25 Olof Kindgren
218
======================================================
319

README.md

+1-1
Original file line numberDiff line numberDiff line change
@@ -76,7 +76,7 @@ We are now ready to do our first exercises with SERV. If everything above is don
7676

7777
If everything worked, the output should look like
7878

79-
INFO: Preparing ::serv:1.2.1
79+
INFO: Preparing ::serv:1.3.0
8080
INFO: Setting up project
8181

8282
INFO: Building simulation model

doc/servant.rst

+5-5
Original file line numberDiff line numberDiff line change
@@ -144,7 +144,7 @@ iCEstick
144144
Pin 95 is used as the GPIO output which is connected to the board's green LED. Due to this board's limited Embedded BRAM, programs with a maximum of 7168 bytes can be loaded. The default program for this board is blinky.hex.
145145

146146
fusesoc run --target=icestick servant
147-
iceprog build/servant_1.2.1/icestick-icestorm/servant_1.2.1.bin
147+
iceprog build/servant_1.3.0/icestick-icestorm/servant_1.3.0.bin
148148

149149
iCESugar
150150
^^^^^^^^
@@ -162,7 +162,7 @@ Pin 9 is used for UART output with 57600 baud rate.
162162

163163
fusesoc run --target=icev_wireless servant
164164

165-
iceprog build/servant_1.2.1/icestick-icestorm/servant_1.2.1.bin
165+
iceprog build/servant_1.3.0/icestick-icestorm/servant_1.3.0.bin
166166

167167
GMM7550
168168
^^^^^^^
@@ -181,7 +181,7 @@ Pin B1 is used for UART output with 115200 baud rate. The serial port on Kolibri
181181

182182
fusesoc run --target=machdyne_kolibri servant
183183

184-
ldprog -Ks build/servant_1.2.1/machdyne_kolibri-icestorm/servant_1.2.1.bin
184+
ldprog -Ks build/servant_1.3.0/machdyne_kolibri-icestorm/servant_1.3.0.bin
185185

186186
MAX10 10M08 Evaluation Kit
187187
^^^^^^^^^^^^^^^^^^^^
@@ -196,7 +196,7 @@ Nandland Go Board
196196
Pin 56 is used as the GPIO output which is connected to the board's LED1. Due to this board's limited Embedded BRAM, programs with a maximum of 7168 bytes can be loaded. The default program for this board is blinky.hex.
197197

198198
fusesoc run --target=go_board servant
199-
iceprog build/servant_1.2.1/go_board-icestorm/servant_1.2.1.bin
199+
iceprog build/servant_1.3.0/go_board-icestorm/servant_1.3.0.bin
200200

201201
Nexys 2
202202
^^^^^^^
@@ -218,7 +218,7 @@ OrangeCrab R0.2
218218
Pin D1 is used for UART output with 115200 baud rate.
219219

220220
fusesoc run --target=orangecrab_r0.2 servant
221-
dfu-util -d 1209:5af0 -D build/servant_1.2.1/orangecrab_r0.2-trellis/servant_1.2.1.bit
221+
dfu-util -d 1209:5af0 -D build/servant_1.3.0/orangecrab_r0.2-trellis/servant_1.3.0.bit
222222

223223
PolarFire Splash Kit
224224
^^^^^^^^^^^^^^^^^^^^

serv.core

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CAPI=2:
22

3-
name : ::serv:1.2.1
3+
name : ::serv:1.3.0
44

55
filesets:
66
core:

servant.core

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CAPI=2:
22

3-
name : ::servant:1.2.1
3+
name : ::servant:1.3.0
44
description: Simple reference system for SERV
55

66
filesets:

serving.core

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CAPI=2:
22

3-
name : ::serving:1.2.1
3+
name : ::serving:1.3.0
44
description: SERV-based subsystem for FPGAs
55

66
filesets:

verif/plugin-serv/riscof_serv.py

+2-2
Original file line numberDiff line numberDiff line change
@@ -8,7 +8,7 @@
88

99
class serv(pluginTemplate):
1010
__model__ = "serv"
11-
__version__ = "1.2.1"
11+
__version__ = "1.3.0"
1212

1313
def __init__(self, *args, **kwargs):
1414
sclass = super().__init__(*args, **kwargs)
@@ -78,7 +78,7 @@ def runTests(self, testList):
7878
#to the old one
7979
exe = 'servant_test/verilator_tb/Vservant_sim'
8080
if not os.path.exists(exe):
81-
exe = 'servant_test/servant_1.2.1/verilator_tb/Vservant_sim'
81+
exe = 'servant_test/servant_1.3.0/verilator_tb/Vservant_sim'
8282

8383
sigdump_run = [exe,
8484
"+timeout=1000000000",

0 commit comments

Comments
 (0)