Skip to content

Commit 6759a81

Browse files
committed
Bump motivation doc
1 parent 8e50cf3 commit 6759a81

File tree

1 file changed

+11
-6
lines changed

1 file changed

+11
-6
lines changed

docs/src/motivation.md

+11-6
Original file line numberDiff line numberDiff line change
@@ -4,8 +4,8 @@ I've
44
[written about how I got into ASIC work](https://matiasilva.com/journal/riscv-from-scratch/)
55
in my journal before. In a nutshell, it was very much accidentally. It wasn't by
66
accident, though, that from a young age I was interested in computers and how
7-
they work. I was the family IT kid, even though what I knew back then vastly
8-
dwarfs what I know now.
7+
they work. I was the family IT kid, even though what I knew back then is vastly
8+
dwarfed by what I know now.
99

1010
My years spent coding everything from physics simulations, to microcontrollers,
1111
to entire ticketing platforms had taught me about the limitations of the
@@ -26,10 +26,11 @@ some FPGA experience and I wanted a challenge.
2626

2727
What better project to work on than a RISC-V core? Well, that was what I thought
2828
until I saw that everyone and their uncle had gotten to that challenge years
29-
ago. While I've never looked at anyone else's cores before finishing my own, the
30-
vulgarity of the RISC-V core meant that it fell short of the learning tool I
31-
wanted it to be. The upshot was that there was plenty of good material online,
32-
with help ranging from tooling, to environment setup, to microarchitecture.
29+
ago[^defence]. While I've never looked at anyone else's cores before finishing
30+
my own, the vulgarity of the RISC-V core meant that it fell short of the
31+
learning tool I wanted it to be. The upshot was that there was plenty of good
32+
material online, with help ranging from tooling, to environment setup, to
33+
microarchitecture.
3334

3435
A glaring similarity among many RISC-V projects out there was that few were ever
3536
able to "talk to" anything. In the real world, this is not how things work. CPU
@@ -49,3 +50,7 @@ My main goals with the project were to:
4950

5051
Along the way, I greatly refined my command of Neovim for documentation writing
5152
and code, which I'd been trying to pick up for forever.
53+
54+
[^defence]:
55+
In my defence, I was 12 when the first RISC-V ISA came out and 16 when
56+
homemade cores began entering the mainstream.

0 commit comments

Comments
 (0)