Skip to content

Latest commit

 

History

History
executable file
·
3 lines (2 loc) · 208 Bytes

README.md

File metadata and controls

executable file
·
3 lines (2 loc) · 208 Bytes

DCC_Adaptable

Digital signal processing using VHDL and Verilog, Filter coefficients are reloadable during run time via PCIe link. Terasic's DE2i-150 FPGA Development Kit (CPU-FPGA PCIe link) and DCC AD/DA