We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 4cd42db commit b7ecd17Copy full SHA for b7ecd17
README.md
@@ -1,4 +1,4 @@
1
-## verilog_spi - A simple verilog implementation of the SPI protocol.
+# verilog_spi - A simple verilog implementation of the SPI protocol.
2
3
I wanted to learn verilog, so I created an own SPI implementation.
4
@@ -19,7 +19,7 @@ Tested on Lattice ICE40UP5k.
19
Makefile builds bitstream for WebFPGA with yosys, nextpnr, icepack and compress-bitstream (from WebFPGA toolchain).
20
Extremely easy to modify for other FPGAs.
21
22
-# Usage:
+## Usage:
23
24
Include these files in your own project:
25
* spi_module.v
0 commit comments