Skip to content

Commit 7cd4204

Browse files
committed
Add TPU TRC acknowledge
1 parent 7d44d65 commit 7cd4204

File tree

2 files changed

+2
-0
lines changed

2 files changed

+2
-0
lines changed

README.md

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -31,6 +31,7 @@ And a big thanks to all GitHub sponsors who helped with some of my costs before
3131
* `cs3sedarknet_x` - 82.2 @ 256, 82.7 @ 288
3232
* `cs3edgenet_x` - 82.2 @ 256, 82.7 @ 288
3333
* `cs3se_edgenet_x` - 82.8 @ 256, 83.5 @ 320
34+
* `cs3*` weights above all trained on TPU w/ `bits_and_tpu` branch. Thanks to TRC program!
3435
* Add output_stride=8 and 16 support to ConvNeXt (dilation)
3536
* deit3 models not being able to resize pos_emb fixed
3637
* Version 0.6.7 PyPi release (/w above bug fixes and new weighs since 0.6.5)

docs/changes.md

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -10,6 +10,7 @@
1010
* `cs3sedarknet_x` - 82.2 @ 256, 82.7 @ 288
1111
* `cs3edgenet_x` - 82.2 @ 256, 82.7 @ 288
1212
* `cs3se_edgenet_x` - 82.8 @ 256, 83.5 @ 320
13+
* `cs3*` weights above all trained on TPU w/ `bits_and_tpu` branch. Thanks to TRC program!
1314
* Add output_stride=8 and 16 support to ConvNeXt (dilation)
1415
* deit3 models not being able to resize pos_emb fixed
1516
* Version 0.6.7 PyPi release (/w above bug fixes and new weighs since 0.6.5)

0 commit comments

Comments
 (0)