Hello
I have two questions.
- D-PHY spec operates in two modes, HS and low power which use different IO standards such as differential and single ended. How can we support this in an FPGA?
- Any issue you see in trying to use RocketIO primitives available in virtex-2 pro devices?
Thanks