-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathresume_short.tex
More file actions
98 lines (76 loc) · 4.69 KB
/
resume_short.tex
File metadata and controls
98 lines (76 loc) · 4.69 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Personal Resume
% Author: Brendan Long
%
% Create from template:
% LaTeX Template
% Version 2.0 (8/5/13)
%
% This template has been downloaded from:
% http://www.LaTeXTemplates.com
%
% Original author:
% Trey Hunner (http://www.treyhunner.com/)
%
% Important note:
% This template requires the resume.cls file to be in the same directory as the
% .tex file. The resume.cls file provides the resume style used for structuring the
% document.
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%----------------------------------------------------------------------------------------
% PACKAGES AND OTHER DOCUMENT CONFIGURATIONS
%----------------------------------------------------------------------------------------
\documentclass{resume} % Use the custom resume.cls style
\usepackage[left=0.75in,top=0.6in,right=0.75in,bottom=0.6in]{geometry} % Document margins
\name{Brendan Long} % Your name
\address{(512)~$\cdot$~299~$\cdot$~2285 \\ bccbrendan@gmail.com}
\address{https://github.com/bccbrendan}
\begin{document}
%----------------------------------------------------------------------------------------
% TECHNICAL STRENGTHS SECTION
%----------------------------------------------------------------------------------------
\begin{rSection}{Technical Strengths}
\begin{tabular}{ @{} >{\bfseries}l @{\hspace{6ex}} l }
Skills & Process evolution through CI/CD, mentoring, training, on-boarding documentation \\
Languages& C++, Python, Rust, C, C\# \\
Technology& boost, asio, gsl, gtest, CMake, I3C, UART, SPI, JTAG, XML, flatbuffers, JSON \\
Tools& Git, Conan, Coverity, Simics, valgrind, CI/CD (Jenkins, GitHub Actions)
\end{tabular}
\end{rSection}
%----------------------------------------------------------------------------------------
% WORK EXPERIENCE SECTION
%----------------------------------------------------------------------------------------
\begin{rSection}{Experience}
\begin{rSubsection}{Intel}{2023 - Present}{Staff Software Engineer}{Austin, TX}
\item Mentor and train engineers on multiple global teams through group training and pair programming
\item Curate team work backlog, matching tasks to developers' individual strengths
\item Set up and manage automatic static code analysis for security, drove reduction of open issues by 90\%
\item DRA for resolving debug tool and silicon integration problems in 3 next-gen server products, and identifying prevention strategies
\item 2023 Project awards for successful silicon power-on, for enabling debug tools in record time, and for executing silicon validation test plan 8 weeks ahead of schedule
\end{rSubsection}
\begin{rSubsection}{Intel}{May 2019 - 2023}{Senior Software Developer}{Austin, TX}
\item Led team transition to Git through automated migration process, administration, and team trainings
\item Gathered requirements and led development of debug tools, adapting to new architectures and debug protocols - multiple DRAs and two Project awards
\item As product owner for pre-silicon debug tools, gathered requirements, planned features, and balanced work priorities of a team to deliver tools across the entire product roadmap
\item Led several multi-team sessions on Git and silicon debug technologies. Received 2021 SRA for on-boarding new overseas team
\item Ported debug tool software and custom embedded hardware to Raspberry Pi by for significant savings
\item Developed and verified debug tools and supported record time power-on of discrete graphics product
\item Delivered debug tools for next-gen server cpu with exceptional stability - Q1'2019 DRA
\end{rSubsection}
\begin{rSubsection}{Intel}{June 2012 - April 2019}{Software Developer}{Austin, TX}
\item Designed and developed software libraries bridging silicon debug software to pre-silicon emulation models in every market segment. Received 3 DRAs and one Special Recognition Award
\item Created in-house software replacement for 3rd party probes, saving \$5.75M - DRA and SRA
\item Developed key features of debug tools using Intel's Direct Connect Interrface technology
\item Drove company-wide adoption of 3rd party debug tools by developing seamless compatibility software for existing use cases. Created and provided training for new tools. Received Q2'13 Transformation Award, Q3'13 DRA, Q4'14 DRA, and Q4'14 ``Above and Beyond'' SRA
\end{rSubsection}
%------------------------------------------------
\end{rSection}
%----------------------------------------------------------------------------------------
% EDUCATION SECTION
%----------------------------------------------------------------------------------------
\begin{rSection}{Education}
{\bf University of Texas, Austin} \\
M.S. in Software Engineering; B.S. in Electrical and Computer Engineering \\
\end{rSection}
\end{document}