Skip to content

Commit c389cd5

Browse files
projects/ad9083_vna: Updated READMEs
Signed-off-by: Cristian Mihai Popa <[email protected]>
1 parent 9e93dc4 commit c389cd5

File tree

3 files changed

+58
-15
lines changed

3 files changed

+58
-15
lines changed

projects/ad9083_vna/README.md

Lines changed: 23 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,23 @@
1+
# AD9083-VNA HDL Project
2+
3+
- Evaluation board product page: [EVAL-AD9083](https://www.analog.com/eval-ad9083)
4+
- System documentation: TO BE ADDED
5+
- HDL project documentation: TO BE ADDED
6+
7+
## Supported parts
8+
9+
| Part name | Description |
10+
|---------------------------------------------|---------------------------------------------------------------------|
11+
| [AD9083](https://www.analog.com/ad9083) | 16-Channel, 125 MHz Bandwidth, JESD204B Analog-to-Digital Converter |
12+
| [ADMV8818](https://www.analog.com/admv8818) | 2 GHz to 18 GHz, Digitally Tunable, High-Pass and Low-Pass Filter |
13+
| [ADRF5021](https://www.analog.com/adrf5021) | 9 kHz to 30 GHz, Silicon SPDT Switch |
14+
| [ADRF5045](https://www.analog.com/adrf5045) | 9 kHz to 30 GHz, Silicon, SP4T Switch |
15+
| [ADF4371S](https://www.analog.com/adf4371) | Microwave Wideband Synthesizer with Integrated VCO |
16+
| [ADL5960](https://www.analog.com/adl5960) | 10 MHz to 20 GHz, Integrated Vector Network Analyzer Front-End |
17+
| [HMC8411](https://www.analog.com/hmc8411) | Low Noise Amplifier, 0.01 GHz to 10 GHz |
18+
| [HMC994](https://www.analog.com/hmc994) | 0.5 Watt Power Amplifier, DC - 30 GHz |
19+
20+
21+
## Building the project
22+
23+
Please enter the folder for the FPGA carrier you want to use and read the README.md.

projects/ad9083_vna/Readme.md

Lines changed: 0 additions & 15 deletions
This file was deleted.

projects/ad9083_vna/zcu102/README.MD

Lines changed: 35 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,35 @@
1+
# EVAL-AD9083/ZCU102 HDL Project
2+
3+
## Building the project
4+
5+
The parameters configurable through the `make` command, can be found below, as well as in the **system_project.tcl** file; it contains the default configuration.
6+
7+
```
8+
cd projects/ad9081_fmca_ebz/zcu102
9+
make
10+
```
11+
12+
All of the RX link modes can be found in the [AD9083 data sheet](https://www.analog.com/media/en/technical-documentation/data-sheets/ad9083.pdf). We offer support for only a few of them.
13+
14+
If other configurations are desired, then the parameters from the HDL project (see below) need to be changed, as well as the Linux/no-OS project configurations.
15+
16+
The overwritable parameters from the environment:
17+
18+
- RX_JESD_M - RX number of converters per link
19+
- RX_JESD_L - RX number of lanes per link
20+
- RX_JESD_S - RX number of samples per converter per frame
21+
22+
### Example configurations
23+
24+
#### Default configuration:
25+
26+
This specific command is equivalent to running `make` only:
27+
28+
```
29+
make RX_JESD_L=1 RX_JESD_M=32 RX_JESD_S=1
30+
```
31+
32+
Corresponding device tree:
33+
- [zynqmp-zcu102-rev10-ad9083-vna-15p625msps.dts](https://github.com/analogdevicesinc/linux/blob/main/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev10-ad9083-vna-15p625msps.dts)
34+
- AD9083 fc. freq. 125 MHz [zynqmp-zcu102-rev10-ad9083-vna-7p8125msps.dts](https://github.com/analogdevicesinc/linux/blob/main/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev10-ad9083-vna-7p8125msps.dts)
35+
- AD9083 freq. 1 GHz [zynqmp-zcu102-rev10-ad9083-vna-3p90625msps.dts](https://github.com/analogdevicesinc/linux/blob/main/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev10-ad9083-vna-3p90625msps.dts)

0 commit comments

Comments
 (0)