Is the hardware design configurable?

Can we generate all the IPs using the code provided or create custom IPs? For example, the files https://github.com/Xilinx/CHaiDNN/tree/master/design/ can they be modified and recompiled then run on FPGA? 