Skip to content

Commit 95ea7cd

Browse files
committed
add D_nounits
1 parent d800f28 commit 95ea7cd

File tree

1 file changed

+7
-7
lines changed

1 file changed

+7
-7
lines changed

test/Electrical/analog.jl

Lines changed: 7 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
using ModelingToolkitStandardLibrary.Electrical, ModelingToolkit, OrdinaryDiffEq, Test
2-
using ModelingToolkit: t_nounits as t
2+
using ModelingToolkit: t_nounits as t, D_nounits as D
33
using ModelingToolkitStandardLibrary.Blocks: Step,
44
Constant, Sine, Cosine, ExpSine, Ramp,
55
Square, Triangular
@@ -646,15 +646,15 @@ end
646646
#other stuff
647647
connect(Vcc.p, Q1.d)
648648
connect(Vb.p, Q1.g)
649-
end
649+
end
650650
end
651651

652-
@mtkbuild sys = SimpleNMOSCircuitChannel(V_cc = 5.0, V_b = 3.5)
652+
@mtkbuild sys = SimpleNMOSCircuitChannel(V_cc = 5.0, V_b = 3.5)
653653

654-
prob = ODEProblem(sys, Pair[], (0.0, 10.0))
655-
sol = solve(prob)
656-
@test sol[sys.Q1.d.i][1] > 0.0
657-
@test sol[sys.Q1.s.i][1] < 0.0
654+
prob = ODEProblem(sys, Pair[], (0.0, 10.0))
655+
sol = solve(prob)
656+
@test sol[sys.Q1.d.i][1] > 0.0
657+
@test sol[sys.Q1.s.i][1] < 0.0
658658
end
659659

660660

0 commit comments

Comments
 (0)