You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
# Hardware Design Lab for Computer Engineering - Final Project
2
4
3
5
* design in Pspice and tested with Electric lab equipment.
4
6
5
-
* for <ahref="https://github.com/MaorAssayag/Digital-Computer-Structure-projects/blob/master/Communication%20Terminal%20Application/%D7%93%D7%95%D7%97%20%D7%9E%D7%A1%D7%9B%D7%9D%20-%20%D7%A4%D7%A8%D7%95%D7%99%D7%A7%D7%98%20%D7%AA%D7%A7%D7%A9%D7%95%D7%A8%D7%AA.pdf">full descreption</a>.
7
+
* for <ahref="https://github.com/MaorAssayag/Digital-Computer-Structure-projects/blob/master/Hardware%20Design%20Lab%20for%20Computer%20Engineering/%D7%A4%D7%A8%D7%95%D7%99%D7%A7%D7%98%20%D7%92%D7%9E%D7%A8%20%D7%9E%D7%A2%D7%91%D7%93%D7%AA%20%D7%AA%D7%9B%D7%A0%D7%95%D7%9F%20%D7%97%D7%95%D7%9E%D7%A8%D7%94%20-%20%D7%93%D7%95%D7%97%20%D7%9E%D7%A1%D7%9B%D7%9D.pdf">full descreption</a>.
0 commit comments