Continue work on exposing POSIX style open,write,read,close file IO #270
JulianKemmerer
started this conversation in
General
Replies: 0 comments
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Uh oh!
There was an error while loading. Please reload this page.
-
to FPGA via some connection to host PC (ex. uart)
https://github.com/JulianKemmerer/PipelineC/wiki/POSIX-Experiment
Beta Was this translation helpful? Give feedback.
All reactions