Skip to content

Commit dc135b1

Browse files
committed
fix(cocotbext - sim): add missing await(clk)
1 parent 28a66d8 commit dc135b1

File tree

1 file changed

+4
-0
lines changed
  • python/cocotbext/cocotbext/ofm/utils/sim/bus

1 file changed

+4
-0
lines changed

python/cocotbext/cocotbext/ofm/utils/sim/bus/__init__.py

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -77,6 +77,8 @@ def clear(self):
7777
self._sum_bytes = 0
7878

7979
async def monitor(self, clk):
80+
re = cocotb.triggers.RisingEdge(clk)
81+
8082
self.clear()
8183

8284
m = MFBMonitor(self._instance, self._prefix, clk, array_idx=self._index)
@@ -89,6 +91,8 @@ def cb_transaction(trn):
8991

9092
tpre = st()
9193
while True:
94+
await re
95+
9296
tpost = st()
9397
tdiff = (tpost - tpre) / 1000 # to Mpps
9498

0 commit comments

Comments
 (0)