Skip to content
View beird0's full-sized avatar

Sponsoring

@bitbank2

Block or report beird0

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. TT06_Parity-Generator TT06_Parity-Generator Public

    Binary data conversion demo

    Tcl

  2. TT07_8-Bit_Register TT07_8-Bit_Register Public

    Tcl

  3. TT08_Memory TT08_Memory Public

    Verilog 1

  4. TTSKY25b_JK_flip-flop TTSKY25b_JK_flip-flop Public

    Verilog

  5. test test Public

    test delay submission

    Verilog