-
Notifications
You must be signed in to change notification settings - Fork 1.1k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Propose add CPUECTLR access functions. #1605
Comments
Hello @ua1arn, are these changes required to support Cortex-A8 devices? You mention a dedicated chapter |
You right. CPUECTLR bs a Cortex-A53 specific register (like different-specs ACTLR for Cortex-A7 and Cortex-A9.
|
For reference, predefined sybols fo gcc with -mcpu=cortex-a53 in attachments. |
Hello @ua1arn, |
How about adding this functions to CMSIS/Core_A/Include/cmsis_cp15.h ?
This register used for support SMP data coherency in conjunction with ACTLR.
The text was updated successfully, but these errors were encountered: